Datasheet4U Logo Datasheet4U.com

HD74LVC16374A - 16-bit D-type Flip Flops with 3-state Outputs

Description

The HD74LVC16374A has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package.

Data at the D inputs meeting set up reguirements, are transferred to the Q outputs on positive going transitions of the clock input.

Features

  • VCC = 2.0 V to 5.5 V All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off state) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C) High output current ±24 mA (@VCC = 3.0 V to 5.5 V) HD74LVC16374A Function Table Inputs G H L L L H: L: X: Z: ↑: Q0: CK X ↑ ↑ L D X L H X Output Q Z L H Q0 High level Low level Immater.

📥 Download Datasheet

Datasheet preview – HD74LVC16374A

Datasheet Details

Part number HD74LVC16374A
Manufacturer Hitachi Semiconductor
File Size 53.29 KB
Description 16-bit D-type Flip Flops with 3-state Outputs
Datasheet download datasheet HD74LVC16374A Datasheet
Additional preview pages of the HD74LVC16374A datasheet.

📁 Similar Datasheet

Other Datasheets by Hitachi Semiconductor
  • HD74LVC16373A - 16-bit D-type Transparent Latches with 3-state Outputs
  • HD74LVC16240A - 16-bit Buffers / Line Drivers with 3-state Outputs
  • HD74LVC16241 - 16-bit Buffers / Line Drivers with 3-state Outputs
  • HD74lVC16244A - 16-bit Buffers / Line Drivers with 3-state Outputs
  • HD74LVC16245A - 16-bit Bus Transceivers with 3-state Outputs
  • HD74LVC16540 - 16-bit Buffers / Line Drivers with 3-state Outputs
  • HD74LVC16541 - 16-bit Buffers / Line Drivers with 3-state Outputs
  • HD74LVC125A - Quad. Bus Buffer Gates with 3-state Outputs

Full PDF Text Transcription

Click to expand full text
HD74LVC16374A 16-bit D-type Flip Flops with 3-state Outputs ADE-205-122B(Z) 3rd Edition December 1996 Description The HD74LVC16374A has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package. Data at the D inputs meeting set up reguirements, are transferred to the Q outputs on positive going transitions of the clock input. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Published: |